

## CMOS Quad 2-Input NOR Gate

High-Voltage Types (20-Volt Rating)


■ CD4001UB quad 2-input NOR gate provides the system designer with direct implementation of the NOR function and supplements the existing family of CMOS gates.

The CD4001UB types are supplied in 14-lead hermetic dual-in-line ceramic packages (F3A suffix), 14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline packages (M, MT, M96, and NSR suffixes), and 14-lead thin shrink small-outline packages (PW and PWR suffixes).

# CD4001UB Types

#### Features:

- Propagation delay time = 30 ns (typ.) at  $C_L = 50 \text{ pF}$ ,  $V_{DD} = 10 \text{ V}$
- Standardized symmetrical output characteristics
- 100% tested for maximum quiescent current at 20 V
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- 5-V, 10-V, and 15-V parametric ratings



STATIC ELECTRICAL	CHARACTERISTICS

CHARACTER-	CONE	ITIO	us							(°C)	UNITS
ISTIC	Vo (V)	VIN (V)	VDD (V)	-55	-40	+85	+125	Min.	+25 Typ.	Max.	
		0,5	5	0.25	0.25	7.5	7.5		0.01	0.25	
Quiescent Device Current.	-	0,5	10	0.5	0.20	15	15	_	0.01	0.25	
IDD Max.		0,15	15	1	1	30	30	_	0.01	1	μA
		0,20	20	5	5	150	150	~	0.02	5	
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1		· · · ·
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6		
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-	
Output High (Source)	4.6	0,5	5	-0.64	-0.61	0.42	-0.36	-0.51	-1	-	mA
	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	
Current,	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-	
IOH Min.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8		
Output Voltage:	. –	0,5	5		0	.05		-	0	0.05	
Low-Level,	_	0,10	10		0	.05		-	0	0.05	
VOL Max.	—	0,15	15		Ō	.05		-	0	0.05	v
Output Voltage:	_	0,5	5		4	.95		4.95	5	-	, i
High-Level,	-	0,10	10		9	.95		9,95	10		
VOH Min.	—	0,15	15		. 14	1,95		14.95	15	-	
Input Low	0.5, 4.5	-	5			1		I.		1	
Voltage, VII Max.	1, 9 🖯		10			2		-		2	
VIL max.	1.5,13.5	-	15			2.5		-	—	2.5	v
Input High	0.5	_	5			4		4		_	Ť
Voltage,	1		10			8		8		_	
VIH Min.	1.5	-	15		1	2.5		12.5	-		
Input Current IIN Max.	-	0,18	18	±0.1	±0.1	±1	±1	_	±10 <sup>-5</sup>	±0.1	μA

## CD4001UB Types

#### **RECOMMENDED OPERATING CONDITIONS**

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

	LIN		
CHARACTERISTIC	MIN.	MAX.	UNITS
Supply-Voltage Range (For T <sub>A</sub> = Full Package Temp- erature Range)	3	18	v


MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, (VDD)
Voltages referenced to VSS Terminal)
INPUT VOLTAGE RANGE, ALL INPUTS
DC INPUT CURRENT, ANY ONE INPUT
POWER DISSIPATION PER PACKAGE (PD):
For T <sub>A</sub> = -55°C to +100°C
For $T_A = \pm 100^{\circ}$ C to $\pm 125^{\circ}$ C Derate Linearity at $12$ mW/°C to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR T <sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) 100mW
OPERATING-TEMPERATURE RANGE (TA)
STORAGE TEMPERATURE RANGE (T <sub>sto</sub> )65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 $\pm$ 1/32 inch (1.59 $\pm$ 0.79mm) from case for 10s max


# DYNAMIC ELECTRICAL CHARACTERISTICS at T\_A = 25°C, input t\_r, t\_f = 20 ns, and C\_L = 50 pF, R\_L = 200 K\Omega

	TEST COND	TEST CONDITIONS				
CHARACTERISTIC		V <sub>DD</sub> Volts	TYP.	MAX.	UNITS	
Propagation Delay Time,		5	60	120		
<sup>t</sup> PHL <sup>, t</sup> PLH		10	30	60	ns	
		15	25	50		
		5	100	200		
Transition Time,		10	50	100	ns	
<sup>t</sup> THL <sup>, t</sup> TLH		15	40	80		
Input Capacitance, C <sub>1N</sub>	Any Input		10	15	pF	



ALL INPUTS ARE PROTECTED BY C MOS PROTECTION NETWORK








Fig. 2 – Typical voltage transfer characteristics as a function of temperature.








Fig. 3 – Typical current & voltage transfer characteristics.




#### CD4001UB Types









Flg. 8 – Minimum output high (source) current characteristics.




Fig. 9 – Typical transition time vs. load capacitance.





Fig. 10 - Typical propagation delay time vs. load capacitance.



3

COMMERCIAL CMOS HIGH VOLTAGE ICs

Fig. 11 - Typical power dissipation vs. frequency.





Fig. 12 - Quiescent-device-current test circuit.







Fig. 13 - Input-voltage test circuit.


#### TERMINAL ASSIGNMENT



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils  $(10^{-3} \text{ inch})$ .

CD4001UB

CHIP Dimensions and Pad Layout





### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	. ,					.,	(6)	.,			
CD4001UBE	ACTIVE	PDIP	Ν	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD4001UBE	Samples
CD4001UBEE4	ACTIVE	PDIP	Ν	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD4001UBE	Samples
CD4001UBF	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD4001UBF	Samples
CD4001UBF3A	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD4001UBF3A	Samples
CD4001UBM	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4001UBM	Samples
CD4001UBM96	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4001UBM	Samples
CD4001UBPW	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM001UB	Samples
CD4001UBPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM001UB	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD4001UB, CD4001UB-MIL :

- Catalog : CD4001UB
- Military : CD4001UB-MIL

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications



Texas

STRUMENTS

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*Al	dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	CD4001UBM96	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
	CD4001UBPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

3-Jun-2022



\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4001UBM96	SOIC	D	14	2500	356.0	356.0	35.0
CD4001UBPWR	TSSOP	PW	14	2000	356.0	356.0	35.0

### TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

## TUBE



## - B - Alignment groove width

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
CD4001UBE	N	PDIP	14	25	506	13.97	11230	4.32
CD4001UBE	N	PDIP	14	25	506	13.97	11230	4.32
CD4001UBEE4	N	PDIP	14	25	506	13.97	11230	4.32
CD4001UBEE4	N	PDIP	14	25	506	13.97	11230	4.32
CD4001UBM	D	SOIC	14	50	506.6	8	3940	4.32
CD4001UBPW	PW	TSSOP	14	90	530	10.2	3600	3.5

## **GENERIC PACKAGE VIEW**

# CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# J0014A



# **PACKAGE OUTLINE**

### CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
  Falls within MIL-STD-1835 and GDIP1-T14.



## J0014A

# **EXAMPLE BOARD LAYOUT**

## CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE





D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated